职位描述
该职位还未进行加V认证,请仔细了解后再进行投递!
As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor. You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry. Work with digital backend engineer to generate DFE file for P
工作地点
地址:上海长宁区上海长宁区临虹路111号
查


职位发布者
HR
博世(中国)投资有限公司

-
汽车·摩托车
-
1000人以上
-
外商独资·外企办事处
-
成都市天府大道中段1268号天府软件园E区E2栋13楼